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1.	 INTRODUCTION
The Logic Simulation Program (LOGSIM) was des
an importa.-,* role in computer aided design of electronic circuits, that
is, to provide the designer with a means by which to verify the intended
logic of a design prior to implementation of the circuit hardware,.
A description of the logic network and its input signals is pro-
vided by the user as .input data., LOGSBA verifies all input data and
identifies any errors with diagnostic messages before proceeding with
simulation. Simulation consists of switching the output levels of net-
work elements in..response to input level changes and recording all such
events on magnetic tape.. This tape is then processed according to
user specifications to produce logic timing diagrams of any or all ele-
ment outputs.
LOGSIM is. capable of simulating very large logic networks within
a modest amount of computer core memory. Although it has been
written in Fortran IV to minimize machine dependency ,, its array
dimensions are effectively adjusted during run-time to
.
 allow each
simulation to make optimum use of the available memory. The pro-
gram has an internal logic library of 15 lugic element types to which
the user may add new element types by simply d.e:fining their operation.
In addition, the user may define complex logic functions as read-only-
memories (ROMs) with up to 15 inputs each.
LOGSIM is a three-valued logic simulator, in that the unknown
(indeterminate) state can be represented and propagated as well as
logic HIGH and logic LOW. This feature eliminates the necessity for
network init'ial'ization and, in conjunction with other special provisions
discussed in Section. 2, .permits simple and complete logic modeling
of metal-oxide-semiconductor (MOS) circuitry.
1
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2. LOGSIM :PROGRAM OP~RA TIONS 
2. l LOGSIM Representation of Logic Delay and J"'ecay Times 
In order for logic circuitry to be simulated on an ideal binary-
valueq bash, some relationship must be established between the ideal 
LOW apd HIGH levele and the delayed level transition which occurs in 
reality. Due to physlcal constramts of a device, its levels CiUlnot 
change instantaneously. Figure 2-1 illustrates the delays in switching 
from LOW to HIGH and mGH to LOW. The LOGSIM approach is to 
establhh the switchi.pg Ume as the ti.me Whep the gate in reaHty h.cs 
switch';d 90% "f the change between levels. Hence, a gate is consid-
ereq $witched from LOW to HIGH aft!'r a rise delay time, t r , which is 
the actual time necessary to switch 900/0 of the way from LOW to l-JlGH. 
The same applies for HIGH to LOW switching with a fall time delay, 
tf· 
'!'he rise and fall delay times are suppiied by the user for c"ch 
circuit element. The user may specify up to 255 different rise del.:ty 
times and up to 255 different fall delay times for one sinmlation. TheSt' 
times should be based on the characteristics of the devices which imple-
ment the logic. Varying the delay times for different simulations of 
a logic network will show the user the changes m the logical (lperation 
due to delay time variations. 
In addition to its capabilities for modeling normal propagation 
delays, LOGSIM has special provisions for modelmg the decay of 
stored charge on MOS logic circuits. Figure 2-2 illustrates aMOS 
transmission gate circuit for which such a model is very useful. The 
output node of the transmission gate is charged by the source when 
the gate input goes HIGH. This node is expected to hold the charge 
after the gate input returns to logic LOW. Since leakage resistance 
will slowly drain the charge, there is some fall decay time, tdf after 
- , 
which the voltage at the output node will have fallen below the logic 
HIGH threshold level. The output must be considered indeterminate 
after this decay time has elapsed. The charge decay begins when the 
transmission gate is turned off by its gate mput ,"-'1d the output s!c>itches 
into a charge holding mode. 
Section 3.2 describes how the user may define the holding mode 
as One of the possible output states of MaS logic elements. Either 
a rise decay time or a fall decay time may be specified for any logic 
element having a holding mode (both may, in fact, be spedfied but such 
a. model may not be meaningful). 
-2-
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Figure 2-2 illustrates the LOGSIM interpretation of a fall
decay time. The output responds to a LOW to HIGH input transition
°	 by switching from LOW to HIGH in some rise delay time tro However,
when the input returns to LOW and the gate's output node is in a hold-
ing mode, the output voltage actually drifts slowly toward .a .
 
LOW state.
If a user specifies a fall decay time, the program will interpret it as
being the time, td f, in which the output drifts from the HIGH level to
the logic. HIGH threshold level. After that time LOGSIM assigns the
output level an indeterminate state, and it remains at that state until
another input .pulse causes the output to change to a specific state.
The user may choose to ignore the decay of the output, and may omit
the decay time specification. The program then.. interprets the decay
time as infinite and the output will bold its previous state ind.1h itely.
2. 2	 Sequence of LOGSIM Operations
LOGSIM was. designed in the form of three main programs.
The three programs may be run together at one tune, or may be run
at different times, as long as the data to be transferred between pro-
grams is preserved. Figure 2-3 illustrates the general flow of execu-
tion of the three programs: the Preprocessor, the Simulator, and the
Postproce:ssor.
2.2.1 Preprocessing
4
During preprocessing the input data is read in the form of 72
column card images, where the first four characters of each record
identify the record type. The input device may be changed at any
point during the input of data:. The Preprocessor Program validates
the data and provides diagnostic messages whenever_ necessary. All
of the data will be read and interpreted, regardless of errors, elimina-
Ling .the need for repetitive runs to locate. coding errors. The Pr'epro- a
censor outputs the image of the data records under appropriate headers
enabling the user to quickly determine how the data has been interpreted
and if . he logic has-been specified correctly. As a user's option, the a
Preprocessor vAll also generate a connectivity.list showing each gate:
and its loads.
After the data is read: and validated, the Pre processor.outputs 	 j
a parameter record, images of all of the input data records, and a.
list of all of the logic element names to a data tape to be used later by
Y the.Postpricessor. The Preprocessor then packs and converts. the
circuit data into a form compatible with the Simulator Program's input
format. This data is saved on a binary disk file awaiting simulation.
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2.2.2 Simulation
The Simulator accesses only the disk file created. by the Pre-
processor for its input data. The first record of this file specifies
the desired simulation options and the organization of the data arrays
describing the logic network. After these arrays have been. stored
in memory, the program proceeds by initializing logic element out-
puts. initial levels of the input signal generators have been specified
by the user along with any other element output levels which are known.
The program first assigns initial output levels to the logic elements
based on the initial generator levels. if some initial. levels cannot he
de'_Qrmined, program options determine whether simulation is to halt,
or to proceed with some elements initially indeterminate. The initial
levels which the user has specified are now compared with the level
assignments established by the program. Another program option
specifies whether inconsistent levels cause simulation to halt, or to
continue using the user's initial levels. Upon completion of initializa-
tion of the outputs, the program writes the initial level of all logic
elements to the data tape being generated for the Postprocessor.
The actual simulation begins by finding the first generator
level changes and entering these new levels into an element status
table. Each element loading one of the changed signals is then ex-
amined to determine if its output is affected. Appropriate delay tirnes
are added to the current time to find the times at which the filture
events are to be scheduled. When all loads have been examined, t.ho
current time is advanced to that of the next- scheduled events, and the
process repeats itself. As the new level of each scheduled event is
entered in the element status table, it is also recorded on the events
tape for the Postprocessor. Simulation contin;.es u:}til the current
time has been advanced beyond the time limit set by Lhe user.
In addition to recording logic events , the simulator detects
possible spike conditions which may cause faulty logic operation.
Figure 2--4 illustrates how this condition aris(^s when the input of a
logic element changes too rapidly for the output Lo follow. The simu-
lator will always record a notice of the spike condition and n7aintain
the element's output at its original level. The user inay choose:, at
=	 postprocessing, to have these notices printed with the timing diagram
output.
2.2.3 Postprocessing,
The user specifies the format of Lhe printed outpia with a small
-7-
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set of data cards. Since the Postproces sor is completely independ ent
of the preceding program segments, it may be run more than once
to reprocess the events tape of a given simulation. Thus, the Pre-
processor and Simulator need not be rerun to produce timing diagrams
in a new format or of different. logic elements...
Among the items specified by the Postprocess data cards, are
the characters which the user prefers to have printed indicating;
HIGH, LOW, and indeterminate levels, and how each is to be shifted
on the timing diagram. The user also chooses which element outputs
are to be printed, in what order, with what spacing, and over what
simulation time intervals.
The levels of any of the circuit elements can be compared to
specified reference levels at any time. When the levels do not earn-
pare a message is printed:, and the output continues unless the user
has specified that it be terminated on a mismatch.
The Postprocessor reads the list of circuit element names and
their initial conditions from the data tape, and prints a list of the sig-
nals to be output before starting a timing; diagram. The timing dia-
gram begins with th e initial conditions of each element on the timing
diagram or optionally a li st of all initial conditions. Logic events
are read from the data tape and the status of the selected elements
is printed for each time within the specified time interval at which
an event occurs. The timing diagram is thus compressed in that thr rt-
is no printout for times at which logic is not changing states (except
for the start and end times of each time slot, at which the statics is
always printed). After each timing diagram is complete, the prograrn
d etermines if another tinning diagram is to be printer] for another set
of element outputs and time slots. If so, the. data tape is rewound
and the program generates another timing diagram according to the
user's specifications. In this manner an unlimited number of timing
diagrams can be printed by a single Postprocessor .run,.
-9•_
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3.	 PREPARATION OF LOGSIM INPUT DATA
The LOGSIM program has been designed to minimize the astir
effort required for logic simulation, while retaining flexibility in
handling new types of logic components. To minimize transcription	 -
errors and simplify interpretation of program inputs and outputs,
each element of the users logic network is identified by z unique
alphanumeric name. This name also represents tl :e. primary output
signal of that gate. The logic network is defined to the program by
providing the following data for .each component;
o	 component name
o	 component parameter specifications
o	 input signal names
The LOGSIM Preprocessor analyzes this data to identify errors such
as duplicated or misspelled element names, missing input data, and
inconsistent parameter specifications.
3.1	 Pro ram. Ca abilities and Limitations
The user should be aware of several program limitations
while constructing logic networks for simulation.. Program capacity
is limited by the amount of dimensioned memory, the exact number
of elements simulated during one run being a function of the complex-
ity of interconnections, the number of input signal specifications,
and size of ROM truth tables. A capacity of 3000 to 5000 elements
can normally be expected with the program's current dimensions.
Larger networks must be divided into two or more sections for sep-
arate simulation. The only other inherent limitation restricts to
255, the number of rise time values, fall time values, rise decay
time values, and fall decay time values.
The user should configure his logic so that all functions are
performed by components which are either elements of the program's
internal library or are specially defined as new gate types or ROMs.
It should be noted that all LOGSIM components have a single output.
The complement of this output, however, may be specified as an
input to other elements by preceding the signal's name with a . slash
(/). LOGSIM will automatically generate this complement signal and
distribute it where required, effectively providing the user with two
-10-
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outputs from the  component. Any other forms of multiple output.
components must be broken up before being defined to the program.
As indicated in Section 2, LOGSIM provides . th y: user with a
variety of program options. Table 3^1 provides a summary of these
options.
3.2
	
Component Tvt3e Definitions
The standard LOGSIM component library of 15 logic element
types spans both bipolar and MOS technologies. These element types
are completely described in Tables 3-2 and 3-3. All logic elements
used in a simulation run must conform to one of the library types or
to a type which is specially defined. Thus some logic functions may
have to be synthesized by using logic types available in the LOGSIki
library to provide an equivalent logic function. Any number of inputs
may be specified for those logic types in Table 3-2 that do not require
a fined number of inputs. All inputs , must be specified for logic types
with a fixed number of inputs.
New gate (NEWGA TE:) types may be defined for a particular.
simulation run by the eight-character sequence, Ql to Qg, described
in Table 3-4, where each Q may represent any of the output states
defined. Only the states Ql through Q4 are used to specify an un-
:clocked element. States Q 1 through Q8 define a clocked element,
where Ql through Q 4 define the possible outputs when the clock is id:
a LOW state, and Q5 through Qg define the output s for a IiIGFI cluck
state. Specific logic types which. may be defined are:
o	 Majority logic
o	 "Any LOW sets" logic
o	 "Any FIIG14 sets" logic
o	 Three input flip-flops
o	 Five input flip-flops
These are defined in detail in Section 4. 1.5. There is no .limit to the
number of inputs that a new gate type element may have, however, if
it has been. defined as clocked (Q-l. through 08 defined), the .last input
will be considered the clock.
lI
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SUMMARY OF PROGRAM OPTIONS
Options. Available at Preprocessing
I
OPTION ON/OFF RESULT
A connectivity list is printed during pre-On
proce s'sing.
FROMTO
Off Connectivity list is not printed.
On Simulation continues despite' indeter -
urinate initial levels.
IGNORE
Off Shnulation terlrrinates if all initial levels 
E
cannot be established.
f
On Simulation accepts tis.cr specified initial
levels if inc:r,nsistent with those establisl i
ed by the program.	 $
NONC ON
Off Simulation terminates if there are any
conflicting initial states
On Simulator tries to establish ROM output
for any indeterminate inputs.
FOLLOW
Off Si-midat:or assigns ROM output level in-
determinate for any indeterminate inputs.
On Debug data is printed daring sim.alation.
DEB UG
Off No simkilator debt:g data is printed.
j
`F
i
wi
i"
:i
SUMMAR Y OF PROGRAM OPTIONS (Continued)
Options Available at Postprocess.in
OPTION ON/OFF RESULT
On Preprocessor input data is printed during
postprocessing.
PREPIN
Off Preprocessor input data is not printed
during postproces sing.
On Postprocessox input data is printed.
POS TIN
Off Posiprocessor input data is not printed..
On Spike notices are printed.
SPIKE
Off Spike notices are not printed.
On All initial element levels are printed
before first timing diagram.
INITIAL
Off Ti . ming diagram element initial levels aria
printed in each timing diagram
On Output ceases and message is printed. on
first level comparison mismatche
COMSTOP
Off A message is printed for each level com-
parison mismatch.
Table 3 -1 b
LOGSIM LOGIC ELEMENT TYPE LIBRARY
LOGSIM LOGIC TYPE LOGIC DESCRIPTION
NAME
OR OR Any input HIGH will yield a .HIGH out-
put and all inputs LOW will yield a LOW
output.
NOR NOR Any input HIGH will yield a LOW out-
put and all inputs LOW will yield. a
HIGH output.
AND AND Any npot LOW will yield a LOW out-
put and z11 iiLput s ITIGIl. will yield a
HIGH output.
NAND NAND Any input LOW wil l yie ld a HIGH out-
put and :ill inputs 1JIGH will yield a
LO Sir oul-lath.
MOR MOS NOR Gate ,vit h ,^ clocked loam device.	 Thr —^
last ]npk-A listed is tre ated as th'' clv:lti.
MORT MOS NOR Gate ivis:	 a clociced load device :aid
with trans- clocked intern-al traiismissinrx	 ,ace.
IThelaf-0:mission gate input lasi.r-, d is treated as tlt-
cloc k.
MAND MOS NAND Gate with a clocked load device.	 Tho
last input listed is treated as the cluck.
MANT MOS NAND Gate with a clocked load device and
with trans- clocked interr:al transmission gate. The
missiongate Last ii2ptaC listed is treated as the cic.:k - ,
CFF Clocked flip- Clocked : three-irtpat, set-reset flip -flop
flop The third input is treated as the cloclr,
and the flip-flop is enabled during a ne g -
ative clock.	 The first input is assumed
to be the set input with the second input
assurnecl to be the reset line. 	 All th ree
inputs must be specified.
Table 3-2
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Table 3-2(continued)
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LOGSIM
LOGIC TYPEI LOGIC DESCRIPTIONNAME
EXOR EXCLUSIVE Two-input gate in which either input
OR . HIGH will yield a HIGH output.. Both.
inputs LOW or HIGH will yield a LOW
output.
SRFF Set-reset Two -input flip-flop.	 The first input
flip-flop is assumed to be the set input and the
second input is assumed to be the
reset input.	 When both inputs . are
HIGH, the output is undefined.
JKFF J--K flip- Two-input flip-flop similar to bR FF, .
flop but when both inputs are HIGH, the
output changes state:.	 The first input
is assumed to be the J input and the
second input its assumed to be the K
input.
MCLK MOS trans- Two-input flip-flop. similar to SRFF,
mission gate but when both inputs are HIGH, the
output changes stage.	 The first input
is assumed to be the J input and the
second, input is assumed to be the K
input.,
TJK.F Triggerable Three-:input triggerable .J-K flip-flop
J-K flip-flop similar to GFF.	 The third input is
assumed to be the clock input, and
the flap-flop is enabled .on a positive-
to-negative transition of the clock.
CJKF Clocked J-K Five input J-K flip-flop similar to
flip-flop TJKF with direct set and reset lines,
The third input is assumed to be the
set, the fourth, the reset, and the fifth,
the .clock.	 Enabling signals on these
lines take effect in zero time.
x
ARY LOGIC TRUTH TABLES
NOR
A B out
L L H
L H L
H L L
H H L
NAN
A B out
I^ L H
1, H 1-1
3I L H
If 14 L
MOR T
cfocl A B out
L all states Hold
L L H
H L H L
H L L
H H L
MANT
cock A B out
L all states Hold
L L H
H H L' FL H H
L L H H L H
H L H H H H L
f H
H
L
H
H
L
Table 3-3
S:R FF
S R. out
L L Qt-1
L H L
H L. H
H f H
SD R
 Q
L L
L 1-i H
H L L
1.1 fi 1	 . Q
LOGSIM LIBRARY LOGIC TRUTH TABLES
(continued)
U Y Y
clo.ck... .. .	 R .. out
Qt -1
T
H all states
L L
L L
1
.	
H L
H L H
H H Qt-1
EXOR
A .	 B out
L L L
I, H H
H L H
H H. L
TJR F
T J K Qt
H all states Qt-1
L L Qt-1
L, L H L
H L H
H H Qt_ 1
JK FF
out
L L Qt -1L H L
H L _H
H H Qt_ I
MCLK
A out
L Hold
L J.i
if L L
H H
C; J r,
T+ T K Q
H all state Q _1
L L Qtwl.
L L R LH L _H
11 H Qt- l

Gomplex logic functions can be described for .a simulation
run as read-only-memories. Every ROM used in the network must
have exactly the number of inputs the ROM was originally defined to
have. Each possible combination of input states to a ROM type will
then address a unique truth table location. When the ROM type is
defined, one of the four possible ROM output states listed in Table
3-5 is assigned .to each location of its truth table. ROM elements
may have delay and decay time values specified as may other corn-
nonents In addition, the user may specify rise and fall time delays
to be applied to particular inputs of any ROM element. LOGSiM will
then delay these inputs as required before allowing them to affect
the ROM output. The total delay of such a signal propagating through
the ROM will be the sum of the input and output delay. This feature
permits convenient simulation of complex circuits having diffe.tt
propagation delays associated with different inputs.
3.3
.
	Time Specifications
Times at which network input generators are to change, times
of delay and decay time sets, PosLprocessor rompare and print times,
.and the time .at which simulation is to terminate should all be speei-
fied in the same units. These values must be zero or positive whole
numbers less than 2 31 . The unit of time may be defined to the pro-
gram for printout with output times. Simulation will always begin
with time at zero, although the times for which printout is generatedby the Postprocessor are specified by the user.
Since the simulation proceeds from event time . to event time,
rather than from one time unit to the next, the magnitude of the speci-
fied times Nvill not in itself affect the run-time required for simula-
tion.:. Run.-time is related. to the number of different times at which
events occur. Delay and decay time sets should therefore be rounded
to contain no more figures than are in fact significant. This will in-
crease the likelihood . of simultaneous events and decrease the required
rite-tune.
3 4	 Pre	 4-i 	 f 4-'k-'kL
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Once the user has a network schematic diagram, and some
knowledge of the network logic, the network can be conveniently de-
scribed in an orderly form which will be easily converted to form-
atted card data. To best illustrate how this is accomplished,. an
orderly description of a sample MOS logic network is developed in
a{
Table 3-5
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READ-ONLY MEMORY OUTPUT STATE DEFINITIONS
STATE TIONDEFINITI
Indeterminate Level is neither HIGH nor LOW
Low Logic LOW level
High Logic HIGH level
Holding Level holding at current state
and may decay, see Section 2. 1
3
a
a
;a
this discussion. The conversion of the network description to input
data and the actual card formats are discussed in Section 4.
The circuit illustrated in Figure 3-1 is a simple MOS logic
network made up of 20 elements. 	 Note that each element is numbered 3
for easy reference in this discussion and labelled with the component 'f
type names.	 In addition, a unique name for each element is printed
below each element block. 	 Elements 1 throigh 16 are elements cor-
responding to the logic library types.
	 Element 17 is a five-input read- a	 E	 I
only-memory which has the truth table as shown in Table 3-6. 	 Input
B of the ROM is the complement of element 10, and the output of ele-
ment 19 is delayed at the ROM input D.
	 Elements 18 through 20 are sq	 ;a
signal generators.	 Generators in LOGSIM represent the input signals
driving the network, but are treated as actual network elements.
	 Ele- ';
ment 18 is a generator representing a signal pattern as illustrated in
Figure 3-2a.	 Elements 19 and 20 are function generators represent-
ing periodic input signals as illustrated in Figure 3-2b and 3-2c re- "$
spectively.	 (:Subsequently, this type of generator shall be referred to
as a generator function, or GENF. )	 The user will note that the periodic.
portions of the signals of the generator functions do not occur until
some starting times, 25 and 50 respectively, and then each runs peri-
odically for 18 periods.
With this preliminary information, and delay and decay time
`	 values which the user sets according to his knowledge of the circuit,
i an ordered list of the information can be made:.
	 The list for the
sample MOS logic network ie shown in Table 3-7.
	 The user may note
that each element, except the automatically constructed delay gate
and inverter which input the ROM, is given a name.	 The name may
.	 be 1 to 8 alphanumeric chara.^-tern, with one exceptions 	 Looking
back at the circuit diagram in figure 3-1 the user will see that one
input to the ROM is delayed (input D) and another is an inverter sig-
nal (input B).	 The signal from generator function. named CP-I
(element 19) is delayed, and the output of a MANT gate named ZB
(element 10) is inverted. 	 Two gates w:Rl, be constructed automatically,
representing a delay element and an inverter, by the user merely s	 y
indicating those inputs to the RAM as a delayed CP-1 output, TCP-1,
`	 and an inverted ZB output, /2B {	 = delayed, / = inverted).	 The Pre-
processor assigns the name ' CP-1 to the delay gate, and the name
/2B to the inverter.	 The exception to the 1 to 8 character name rule
is that any gate which inputs an automatically generated delay gate or
inverter (such as CP-1 and ZB in this example) may have no more
than 7 alphanumeric characters. in its name.	 This allows the delay
gate and inverter names to stay within the 1 to 8 character limits.
f; a{
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SAMPLE MOS LOGIC NETWORK
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GENF
GP- 1 
	 1	 2	 3 4	 '^ 4
ANT	 MANT	 ANT,	 MANT:'
14	
1A	 2A	 3A	 4A.
C). Ig
H
GENF	 ...	 -. -...	 _.
CP-Z	 9	 10	 11	 12
M^
AMANT	 MAN'	 MAN.] r
1B	 2B	 3B	 4B
K
m
w
N
N	 13	 14	 15	 6
MANTA	 MANT	 NAND
	
LCI
LK	 1
18y*	 Lockup-1	 Fee -1	 Feed-2GEN	 T
4. 15EN3	 FED  C	 B A,
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Only-Mem-t JPF
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ory
ory
READ	 AND ^'I11iiAND,)C	i- MAND•	 NAND ^""'D
? '	 Lock-1- 5	 Lock-1-6	 Lock-1-7	 -Lock--1-8
*Clock ixiputs
**input B to element 17 is compiem. ent of element 10 output
***input D' to element 17 is delayed
a.
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TRUTH TABLE FOR THE READ-ONLY-MEMORY
IN THE SAMPLE MOS LOGIC NETWORK
ROM Inputs (Fig. 3-1)
E D C B A Output
0 0 0 0 0 0
0 0 0 0 1 ?
0 0 0 1 0 Holdixig
0 0 0 1 1 1
0 0 1 0 0 0
0 0 1 0 1 0
0 0 1 1 0 bolding
0 0 1 1 1 1
0 1 0 0 0 Holding
0 1 0 0 1 Holding
0 1 0 1 0 0
0 1 0 1 1 1
0 1 1 0 0 ?
0 1 1 1 0 ?
0 1 1 1 0 Holding
0 1 1 1 1 Holding
1 0 0 0 0 0
1 0 0 0 1 1
1 0 0 1 0 0
l 0 0 1 1 I.
1 0 1 0 0 0
1 0 1 0 1 1
1 0 1 1 0 0
1 0 1 1 1 1
1 1 0 0 0 ?
1 1 0 0 1 ?
1 1 0 1 0 1
1 1 0 1 1 1
1 1 1 0 0 1
1 1 1 0 1 1
1 1 1 0 1 1
i 1 1 1 0 1
1 1 1 1 1 i
Table 3_6
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INPUT SIGNALS FOR THE SAMPLE MOS LOGIC CIRCUIT
Element 18 is a Generator Outputting_ the Following
Signal Pattern
H
Initial State = L
L	 t
7 	 108	 133 139
Figure 3-2a
Element 19 is a Function Generator Outputting 18
Repetitions  of the Following Pe riod i r Signal;
Starting at Time = 25
`Initial State = HH_
L	 t'
0	 25	 50	 75	 100 125	 150 175	 200
1 period (repeated 18 times)
Starting time of function = 25
Figure 3-2b
E_ lement 20 is _a_ Function_Generator Outputting 18
Repetitions of the Following Periodic Signal,
Starting at Time = 50
Initial State =L
H_
IJ	 t
0	 25	 50	 75	 100 125 1 0 115	 200
1 period (repeated 18 times)
Starting time of function = 50
Figure 3-2c
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19 CP-2 JGENF High
20 CP-I GENF Law
Table 3-7
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The five-input read-only-memory was named READ and its
logic type named ROM5. The logic type name used for a NEWGATE
or,
 a read-only-memory need have no significance other than a name
by which it can be referenced. Such names may have 1 to 4 alpha-
numeric characters, but must not be identical to any of the logic
library names.
From the element description list in Table 3-7 three lists of
rise and. fall delay and decay tunes can be made. For the sample
MOS logic circuit these lists are illustrated in Table 3-8. The lists
are formed merely by listing each rise and fall delay and decay time
needed to describe the logic elements in the circuit, and assigning
an index number to each. A rise delay time of 7 and a fall delay time
of 3 are also defined in Table 3-8 to be referenced as the delays for
ROM's automatically delayed input (delay gate CP-2). The index
numbers may be any whole numbers from 1 to 255. Note that the
component library truth tables in Table 3-3 allow holding rnodes for
MOR, MART, MAND, MANT, and MCLK curnponent types. For the
sample MOS logic network the decay times are assigned as infinite
for the MAND, MANT, and MCLK element, and decay times .need
not be specified. The ROM, however, does have holding modes, and
rise and fall decay times are defined.
#vRoDUCiBiLffY OF THE
O'RIG]NAL PAGE
}
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Index Decay Time
1
z
109
100
^t
DELAY AND DECAY TIME SETS FOR THE SAMPLE
MOS LOGIC NETWORK
Rise Delay Times and Index Numbers
Index
Rise Delay
Timc
1 5
2 4
3 1
4 7
Table 3-8a
Fall Delay Times and Index Numbers
Index Fall DelayTime
1 5
2 0
3 6
4 1
5 3
Table 3-8b
Decay Times and Index Numbers
I
i
Table 3-8c
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4.	 DATA CARD FORMATS
Now that the logic has been prepared, and the network has
been described, the data must be translated into a form to be input
to the LOGSIM programs, namely a deck of punched data cards. As
previously mentioned, only two of the LOGSIM programs require data
card decks, the Preprocessor and the Postprocessor. Figures 4-1
and 4-2 illustrate the arrangement of data cards for preprocessing and
postproeessing. The following discussions illustrate the forms of the
data decks for the Preprocessor and the Postprocessor. A description
of each card and its format are presented in the order in which the
cards must appear in the decks. References will be niade frequently
to examples of the data cards for the sample MOS logic network dis-
cussed in Section 3.
4.1	 Preprocessor Data Cards
The following paragraphs describe all of the possible c-a.r(.!s
which the Preprocessor can use.
4. 1. 1 Title (NAME) Card -- Optional
De.s criptiori
If the user desires a particular heading to be printed at the top of
the preprocessing and postprocessing output documents, a NAME
card must be used to specify the heading. If this card is ornitted,
the words LOGIC SIMULATION will appear as the heading.
Format
Columns I - 4	 - NAME - required.
9 - 72	
- any descriptive heading.
Example
See Figure 4
-3 for the data card coding for the sample MOS logic
network.
4.1.2 Control (CONT) Card - Optional
Descri tion
The user may choose any of the following preprocessing and simulation
- 28 -
* R
,* * N
R' HE
TMR
SPDC
^NAME
HE
T (Fbr ROM Gate Types)
' (Far Library and NEWC
hTE
,ate	 e s
^O
9 ^
*ci
h y
i
*Optional Card&
**Time Cards (D77dR, DTMF, and DCTM) may appear in any order
provided they are in a group foliowing the SPEC card.
***At least one GEN or GENF must be specified.
s
4
LOGSIM POSTPROCESSOR DATA CARD ARRANGEMENT
SHF	 E
* lC ONT
r
w
Q	 1r
	
*Optional Cards.	 I
**CMP and CMPF cards may appear in any order provided
they are in a group preceding the first PNT card.	 t
***PNT and SLOT cards musk appear in. sets. At least one	 ^f
PNT-SLOT set is required.
Figure 4-2
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DATA CARDS FOR PREPROCESSING OF THE SAMPL£
 MOS LOGIC NETWORK
t
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^ O
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_	 -	 -	 _..	 -	 -FORTRAN STATEMENT IOt M111GaTlOti
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ONT FRIOMTO. I GNO E	 FOL.L O
EG ms 6c	 1825. 1 7 3
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T.NiR 2 ,
DI TMR 3 . 1
F 1
MF 2.
MF 3.
MF -
MF 5
TA1 1 00
T111 2 1 0 9
OM I 51ROM 0 H 00 HIHH01 ** HHO1010101* *111111
E KUP - 1 -1	 C P-1
NET 2.A MANT L	 1 1 1 B
	
CP- 1
NET 3 Al MANT :.	 1, 1 ZB	 CP_ 1
NET 1	 4A. MANT L	 I 1 3B	 CP- 1
NE-T LOCK- I- M *	 Z 2 LOCKUP-
LOCK-s1
1
- 5NET LO K- 1-, 6 MAN *	 2 2
NET LOCK- 1- 7	 M_AN **	 2 , 2 FLOCK- 1 - 6
NET LO CK- .1- 9 MAN *	 3 3 LOCK- 1- 7
N ET
_
.1 B MANT *	 1, 1 1 A, C P- 2.
NET 2B I	 MANT *	 1 1 2L	 O -2
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Figure 4-3
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options by listing them on the control card.
Gate Loads Connectivity List (FROMTO). This is the
option which indicates to the Preprocessor that the con-
nectivity list of the circuit should be printed.
Initial Conditions Override (IGNORE). This option
instructs the Simulator to continue despite any indeter-
minate initial element levels. If not specified, the
Simulator will terminate if all initial states cannot be
determined.
-	 In.consistent Level Check Overrid e (NONCOM) - This
option instructs the Simulator to continue even if the
initial gate outputs specified by the user are inconsis-
tent with those established by the Simulator, and in
such a case, to use those initial conditions specified
by the user. if the option is not specified, simulation
will terminate if there are any conflicting initial states.
ROM Indeterminate Inputs Check (FOLLOW). This
option specifies that the Simulator, upon encountering
any indeterminate inputs to a read-only-memory, should
examine all possible output states to determine the
effect of these inputs. The ROM output will be consider-
ed indeterminate unless all possible outputs are the same
state. If this option is not specified, the Simulator will
assign the ROM output as .indeterminate any .time it en-
counters an indeterminate ROM input. The time required
to perform this check may make selection of this option
impractical for large ROM networks.
Simulator Output (LEBUG). Normally the Simulator pro-
gram does not cause a document to be printed. However,
if this option is specified debug data will be output.
Normally the user would have little use for this option,
but it is included for the programmer's use.
The five preprocessing and simulation options are specified by their
names: FROMTO, IGNORE, NONCOM, FOLLOW, and DEBUG. The 	 ^i
control card may be omitted completely, in which case it is assumed 	 a
that no options were desired.
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Format
	
Columns 1 - 4	 CONT - required.
9 - 16
	
17 24	 any of the following option names
25 - 32- FROMM, IGNORE, -NONCON,
	
33 - 40	 FOLLOW, DEBUG
41 - 48
Any number of the options may be specified in any order. However,
the option names specified must be left-justified in one of the five
card fields listed above.
Example
For the sample MOS logic network the options FROMM, IGNORE,
and FOLLOW were chosen. See Figure 4-3.
4.1.3 Specifications (SPEC Card - Required)
Description
The purpose of the specifications card is to relay vital parameters
to the three LOGSIM programs. The information includes the timt
unit, maximum simulation time, the number of gates excluding auto-
matically constructed delays and inverters, and the .number of genera-
tors and generator functions. This is a required card. If it is omitted,
the Preprocessor will continue reading cards, searching for a SPEC
card.
- SPEC - required
- time unit to be printed in time column
on output, 1 to 4alphanumeric charac-
ters.
- maximum simulation time, number of
gates., number of generators. All are
required, listed it order, separated
by co-nmas, with no internal, blanks.
Format
C olu--: _s I - 4
9 - 12
Beginning col. 14
Example
For the sample MOS logic network the parameters are as follows:
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et
time unit = MSEC (microseconds)
maximum time = 1825
number of gates = 17
number of generators = 3
Figure 4-3 illustrates how these parameters are listed on the SPEC
Card.
4. 1.4 Time (DTMR, DTMF, DCTM) Cards - Required
Description
The purpose of the time cards is to relay the cornplQte lists of rise
delay, fall delay, and decay times to the program. These lists cor-
respond to the lists illustrated in Table 3-8 for the sample MOS logic
circuit. Each DTMR card specifies one rise delay time and its index
number. The same applies to the DTMF and OCTM cards for fall
delay times and decay times respectively. For simulation to occur
at Ieasr one DTMR and one DTMF card must be present. The time
cards may appear in any order as long as they are all together follow-
ing the SPEC card.
Format
Columns 1 - 4	 - DTMR, DTMF, or DCTM - required.
Beginning col. 9
	
- time index number (any whole number
from 1 to 255) and the time value.
Both are required, separated by com-
mas, with no internal blanks.
Example
Figure 4-3 illustrates how the information from Table 3-8 is trans-
lated to time card specifications for the sample MOS logic network.
The user will note that the index numbers in one time set may be re-
peated in another time set. However., the index numbers within a. set,
i
i
a
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4. 1. 5 New Gate Specification (NEWGATE) Cards - Optional
Description
As previously discussed, the specification of a NEWGATE is possible
when the logic types in the internal gate library do not apply to a logic
type in a circuit to be simulated. The user may think of a NEWGATE
specification merely as a means of extending the internal logic library.
The information required to specify a NEWGATE is simply a name
for the logic function, a special code, and the logic truth table. The
logic name may be 1 to 4 alphanumeric characters, as long as it is
not the same as a library gate type name or another NEWGATE name.
The user must specify a special code which indicates how the truth
table should be interpreted. Table 4-1 lists the special code charac-
ters to be used and their meanings. Tables 4-2, 4-3 and 4-4 further
illustrate the interpretation of the special code.
The NEWGATE truth table list may be up to 8 characters (correspond-
ing to the entries in descending order in the output column of a truth
table diagram) in length, allowing for clocking of the logic. Each entry
must be one of the characters listed in Table 4-5.
1
Format
	
Columns 1 - 7	 - NEWGATE - required
	
9 - 12	 - the logic name - required, 1 to 4 alpha-
numeric characters, left-justified in
the field.
	
14	 - special code character from Table 4-1.
	
.17 - 24	 - 1 to 8 truth table entries, 1 character
each from Table 4-5, - required.
Example
Since the sample MOS logic network does not need any NEWGATE
specifications there is no NEWGATE card shown in Figure 4-3.
Figure 4-4a illustrates how a typical NEWGATE specification might
appear.
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NEWGATE SPECIAL CODS: CHARACTER
INTERPRETATIONS
3
t
is
NEWGA TE
Special Code
Characters	 Interpretation
15 (blank)
	
	
No special type. Truth table will
be interpreted in. normal manner.
F
	
	
Three input flip-flop. Truth table
interpreted as for library TSKF.
M
	
	
Majority logic. See Table 4-2 for
truth table interpretation.
L	 Any LOW sets. See Table 4- 3.
H	 Any HIGH sets. See Table 4-4.
C
	
	
Five input flip-flop. Truth table in-
terpreted as for library CJKF.
Table 4- 1
MAJORITY LOGIC INTERPRETATION
Clock Inputs Output
All inputs LOW QL
Majority of inputs LOW Q2
LOW Majority of inputs HIGH Q3
All inputs HIGIi Q4
All inputs LOW Q5
Majority of inputs LOW Q6
HIGH Majority of inputs HIGH Q7
All inputs HIGH Q8
"ANYLOWSETS" INTERPRETATION
Clock Inputs Output
Any LOW inputs Q1
LOW NIA Qz
N/A Q3
All HIGH inputs Q4
Any LOW inputs Q5
HIGH
N/A Q6
All HIGH inputs Qg
Table 4- 3
"ANY HIGH SETS" INTERPRETATION
Clock Inputs Output
All LOW inputs Q1
N/A Q2LOW N/A Q3
Any HIGH inputs Q4
All LOW inputs Q5
NIA Q6HIGH N/A Q7
Any HIGH inputs Q8
Table 4-4
i
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NEWGATE TRUTH TABLE CHARACTERS
NIEWGATE
Truth Table
Characters
0 (zero)
I (one)
S
C
H
b (blank)
j77p
Indeterminate state
LOW state
HIGH state
Same as current state
Complement of current- state
Holding in current state
No entry
Table 4-5
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EXAMPLES OF NEWGATE AND MULTICARD
ROM SPECIFICATIONS
Typical NEWGATE_Specifications
Logic Type Name
Figure 4-4a
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4. 1. 6 Read -Only-Memory Specification (ROM) Cards - Optional
Description
A ROM specification, like the NEWGATE specification, may be con-
sidereal an extension of the logic gate library. For a ROM, however,
the specification is more flexible. For es:ample., a ROM may have
any number of inpu t-s. However, for large numbers of inputs, the
specification may become rather extensive. For 16 inputs there are
2 16 or 65, 536 truth table entries, requiring 1172 cards.
A ROM specification must include a logic name, the number of inputs,
and a truth table. The logic type name may be 1 to 4 alphanumeric
characters, but must not be the same as a literary logic name, a NEW-
GATE name, or any other ROM name. The ROM truth table is speci-
fied in the same fashion as a NEWGATE except that it must contain
the characters listed in Table 4-6. A ROM specification must contain
the exact number of cards required. The cards in a ROM specifica-
tion must be numbered, beginning with 1 for the first card. This
enables the user to easily maintain the order of the cards in the EOM.
specification.
All of the cards in a ROM specification have the same basic format,
except the number of inputs must be specified only on the first card.
Each ROM card has space fo_- 56 truth table entries. All 56 spaces
must be filled for all cards ii a ROM specification except for the
last card. Table 4-7 lists the numbers of truth table entries, the
number of cards required, and the number of entries on the last card,
for the specification of any ROM with 1 to 16 inputs.
Format (First Card)
	
Columns 1 - 3	 - ROM - required.
	
5 - q	 - card number (=1 for first card) - re-
quired, must be right-justified in the
field.
	
11 - 12
	
- number Of i.nt)ut.S - required, must be
ri ht ikistified in the field.
	13 - 16	 - name of the ROM - required, 1 to 4
alphanumeric characters, left. -justified
in the field.
-4p-
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ROM TRUTH TABLE CHARACTERS
ROM
Truth Table
Characters	 Interpretation
Indeterminate state
NUMBER OF ROM CARDS AND TRUTH TABLE ENTRIES
REQUIRED TO SPECIFY A READ- ONLY-MEMOR Y
WITH "n" INPUTS
Number
of
Inputs
n
Number of
Truth Table
Entries
?n
Zn Entries
56 Entries
per Card
Number
of Cards
Needed
Nqrnber of
Entries on
Last Card
1 2 2/56 1
4 4/56 1 4
3 8 1/7 1 8
4 16 .2/7 1 16
5 32 4/7 1 32
6 64 1 1/7 2 8
7 128 2 2/7 3 16
8 z56 44/7 5 32
9 512 9 1/7 10 8
to 1OZ4 18 2/7 19 16
11 2048 36 4/7 37 32
12 4096 73 1/7 74 8
13 8192 146 2/7 147 16
14 16384 292 4/7 293 3 2
15 32768 585 1/7 586 8
16 65536 1171 Z/7 1172 16
Table 4-7
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17 - 72	 - 1 - 56 truth table entries, I character
each..from Table 4-6, - required.
Format (Continuation Cards)
If more than one card is required, each additional card has the same
format as the first card except the number of inputs in columns 11-12
may be left blank. The truth table is continued on each card beginning
in column 17.
Examples
In the sample MOS logic network there is a five-input ROM which
must be specified. Referring to Table 4-7 the user will note that a
ROM with 5 inputs requires a truth table of 32 entries and can be
specified on one card. Figure 4-3 illustrates the necessary ROM
card where:
Card number = 1
Number of inputs = 5
Logic type name = ROM5
The truth table follows with 32 entries taken directly from the truth
table output column in Table 3-6 and specified using the permissible
characters listed in Table 4 - 6.
Since the sample ROM specification requires only one card, an ad-
	 a
ditional example is presented illustrating a ROM specification re-
quiring continuation cards. Figure 4-4b illustrates the specification
of a seven-input ROM, having 128 truth table entries and !-equi.ring
3 cards.	 e
4.1. 7 Logic Gate Description (NET) Cards - Required
Description	 -3
-4
NET cards are used to describe the types of elements in the circuit
which are in the logic library, NEWGATE or ROM categories. The
logic library and NEWGATE type NETS must appear in a g roup beforeb^	 Y	 YP	 pP	 g .	 P	 .;	 t
the ROM type NETS. Each NET card must include the name of the
specific element, logic type name from the library, NEWGATE, or
ROM names, the initial state, if known, rise delay time index, fall
	 t 5
r:
Y
ical ROM Sue.cification for a Seven-Input Read-Onl.v-Memor
Number of Inputs
STAIEMENF	 ..
n	 r %ifER	 e5	 .
1	 2	 3	 A	 5	 e,	 11	 7	 D, Ii 1 I: i I.;	 I.	 I	 16	 1	 IH 17	 ; I
ROM	 1	 7 R 1	 H 0 1 1 H 0 1 1 1Truth Table Entries
-- - 1to5b
2	 R 1	 10 H	 1 H'	 Truth Table Entries
- -	 - , _-_ _ 	 .	 57 to 112
idelay time index, and a list of the names of the gates which input to
that gate.
In the case of NEWGATE or ROM type gates rise and fall decay time
indices may be specified if the NEWGATE, or ROM has a holding mode.
If not specified, decay times are assumed infinite. For any gate, if
the delay times are omitted, or given as zero, zero delay times are
assumed. Several words of caution are applicable at this point.
1) It is not permissible for the user to specify a g tte with
zero delay times which feeds back into itself.
2) When the Preprocessor reads the delay and decay time
indices it interprets 4 integers in the order: rise delay
index., fall delay index, rise decay index, fall decay in-
dex.
If the user, for example, wishes to omit the fall delay index and the
rise decay index, he must specify them as zeros, or the fall decay
index will be interpreted as a fall delay index. The user may omit
any time indices at the end of the list of 4, without causing any mis-
interpretation.
The list of inputs to a gate must be in descending order of significance.
For example, in the clocked type gates in the library, the clock trust
always be listed last. In some cases the input list may require a
continuation. The last input name on a card to be continued must be
followed by a comma. If it is not, the program assumes it is the end.
of the list and will ignore a continuation card. When an automatically
constructed delay gat,, appears in an input list it must be followed by
a rise delay index and a fall delay index.
	23	 - initial state optional, one character
from Table 4-8. if omitted, gate's
initial state interpreted as indeterminate
by the Preprocessor.
	 }
	
25 - 40
	
- list of time indices - optional, in order:
rise delay index, fall delay index, rise
decay index, fall decay index-, must
begin in column 75, be separated by
commas, with no internal blanks.
The time indices are the same as
specified on the DTMR, DTMF, and
DCTM cards.
t
?	 41 - 72	 -	 input names list - required. 	 The names p	 _' -
`	 must begin. in column 41, be .separated 1
by commas with no internal blanks. 	 If
a continuation of the NET is to fallow,
a comma should follow the last name on
the list.	 (A name must not be split a
between cards.)
Format (NET Continuation Cards)
Any continuations must follow the card being continued.
Columns	 1 -	 4	 - -tTH-its (blanks) -• required.
8 - 72
	
-	 input names list in sam(-, manner as for
the first card.
Format (Delayed and Inverted inputs)
Automatically constructed delays and inverters are defined in the
input list.	 If, for example, a delay of some GATE-A is to be listed
as the nth input, it appears as follows in the input list.
input n-1, *GA TE-A, X, Y, input n+1{
where:. X and Y are the rise and fall delay indices.	 The Preprocessor .
automatically constructs a delay gate and names it '-GATE-A. 
	
Also,
for example, some inverter 'GATE-B is to be listed as the nth input, and • Je
would appear in an input list as follows.
I
input n-1, /GA TE-B, input n+l
-4G-
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—	
_
I]	
Y^
CHARACTERS REQUIRED FOR LEVEL SPECIFICATION
ON NET, GEN, AND GENF CARDS
NET, GEN &
GENF Level
Characters
L
H
Interpretation
Indeterminate state
LOW
HIGH
Table 4- 8
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The Preprocessor constructs an inverter named /GATE-B, and
assigns it a zero delay time.
Because of the manner in which delay gates and inverters are named,
automatically delayed or inverted gates must_ have a -tame not exceed -
,	 Y	 Iing 7 alphanumeric characters.
Fxample
Figure 4.3 illustrates all of the NET cards required for the sample
MOS logic network. These cards were coded by referring to the
circuit diagram (Figure 3-1), the element description list (Table 3-4),
and the lists of delay and decay times ('fable 3-5). The user will note
that the ROM type element is the last NET specification, It has at-nong
its inputs a delay gate, "-CP-2, with rise delay and fall delay indices
of 4 and 5, and an inverter/2B.
4. 1. 8 Generator Description (GEN) Cards - (one C-EN ar G [,N 'V- '
 
re-
quired)
Description
The purpose of GEN specifications is to inform the program that
certain elements in the circuit are active devices and are generating
a signal to the rest of the circuit.. In other words GEN cards spf!cify
the input signals driving the circuit.
A GEN specification must include an initial state for the generator,
the name of the generator element, and a set of generator level
changes and change times. The name of a generator element follows
the same rule as for other elements in the circuit. It is permissible
to continue a GEN specification to more than one card, if the list of
change times and level changes is lengthy. An unlimited number of
generator changes may be specified.
Format (First Card)
	Columns 1 - 3	 - GEN - required.
	
7	 - one character initial state - required,
from characters listed in Table 4-8.
	
9 - lb
	 - name of generator - required. The
-48-
. A
name is 1 to 8 alphanumeric characters,
or 1 to 7 characters if output is to be
automatically inverted or delayed. The
name must be left-justified in the field.
	
18 - 72
	 - list of generator change times and levels -
equired. The change times must be
whole numbers, and the levels are any
of those from Tattle 4-8. They arc. listcd
in the following manner
time 1, level 1, time 2, level 2, etc. ,
separated by commas, with no internal
blanks. The last level in the list must
be followed by a comma if the list is
to be continued on the next card. It
is not permissible to split a time-level
pair between two cards.
Format (Continuation Cards)
	
Columns 1 - 4	 - -btbt (blanks) - required.
	
9 - 72	 - continuation of the time level list in
same manner as for the first card.
Example
The GEN specification required for the sample MOS logic network
is illustrated in 1-`igure 4-3. Referring back to the generator ti-ming
diagram illustrated in Mgure 3-2, note that the generator has an
initial state of LOW. It changes to a HIGH at time = 78, to a LOW
at time = 108, and so on. Hence the generator changes list is written
as follows:
78, H, 148, L, 138, H, 139, L
as shown in Figure 4-3.
4. 1, 9 Generator Function Description (GENF) Cards - (one GEN or
GENF required)
De s c ription
j
The GENF description cards pertain to those generator elements which
-49-
behave in a periodic manner, The GENF specification must include
the name of the generator function element, the initial state, the time
at which the periodic pattern begins, the sequence of changes within
one period, the time interval between each change, and the num-
ber of repetitions of the period. 	 The sequence of changes within one
period may be of any length and may require more than one card.
Format (First Card)
Columns 1 - 4	 - GENE - required.
7	 - one coaracter initial state - required,
from Table 4-6.
9 - 16	 - generator function name - required.
The name may be I to 8 alphanumeric
characters, or 1 to 7 characters if the
generator function is to be automatically a
delayed or inverted.
	
The name must be A
left-justified within the field,
17 - 20	 - number of repetitions of the period - re-
quired.	 It must be a whole number, of I
to 4 digits, and must be right-justified in
the field.
21 - 30	 - starting time of the periodic pattern -
r
I	 .
required.	 it must be a whole number,
of 1 to 10 digits, and must be right-justi-
fied in the field.
31 - 38	 - time interval between level changes - re-
quired.	 It must be a whole number, of 1
to 8 digits, and must be right-justified
within the field.
39 - 72	 - sequence of level changes - required.
Each entry in the sequence is one character
from Table 4-6.	 All entries are listed
like a truth table; i. e. ,
	
side-by-side with
no separating commas.
Format (Continuation Cards)
The sequence of level changes may be continued on as many additional
-50-
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cards as necessary, in the following manner:
	
Columns 1 - 4	 - bbbb (blanks) - required.
	
9 - 72	 - continuation of the sequence of level
changes in the same manner as on the
first card.
Example
The sample MOS logic network has two generator function elements.
The waveform, of each is illustrated in Figure 3-2. Examining the
first one (Figure 3-2b) the following are obvious:
initial state = HIGH
function-starting time = 25
number of repetitions = 18
However, the periodic level sequence and time interval between changes
are not so obvious. The level sequence appears to be LOW-HIGH, but
there are two time intervals between changes, 25 and 75. The level
sequence must be adjusted so there is only one time interval. This is
done as follows:
level sequence = LOW-HIGH-HIGH-HIGH
time interval = 25
Although there is no such thing as a HIGH to HIGH level change it
must be expressed in that manner so that there is only one time inter-
val. With this in mind the following information can be expressed
from the waveform (figure 3-2c) of the second generator function:
initial state = LOW
function starting time = 50
number of repetitions = 18
level sequence = HIGH-LOW-LOW-LOW
time interval = 25
i
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Figure 4-3 illustrated how this information is expressed as GENF
specifications.
4. 1. 10 Logical Unit Change (CHANGE TO) Cards (
Description
As previously mentioned, the data input to the Preprocessor need not 	 ~
be limited to the card reader. The CHANGE TO card allows the data
to be read from any other input device. A logical unit number is speci-
fied on the CHANGE TO card which instructs the program to read the
next data record from the specified logical unit. A control card mist
be included in the job setup assigning the logical unit numbers to the
desired devices.
Format
Columns 1 - 9
	
- CHANGE TO - required.
g	 gBeginning col. 11 	 - logical unit number assigned to the
desired input device.
Example
Assume that a user wishes to access a magnetic tape file for all of
the delay and decay time sets (DTMR, DTMF, and DCTM specifica-
tions) and read all of the other data fro--i cards. Also assume the !.ape
logical unit number assignment is 7? ana the card reader is 105. The
following illustrates how the data :s read ,nd where the CHANGE TO
records must appear. 	
}}
NAME, CONT, and SPEC cards	 I
CHANGE TO 73
	
	 Punched Cards
Last card
DTMR records	 l
DTMF records	 Tape Unit X73
DCTM records
CHANGE TO 105
Last record on tape
.7
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Remaining data
	
Punched Cards
Unit ##105
In short, the last record read before an input device change must be
the CHANGE TO specification, and data input in a form other than
punched cards must be of the same format as for cards.
4.2
	
Postprocessor Data Cards
The following paragraphs describe the Postprocessor data
cards.
4. 2. 1 Control (CONT) Card -Optional
Description
The Postprocessor, like the Preprocessor, has a control card for
the specification of options. The following postprocessing options
may be chosen:
- Preprocessor Input Data List (PREPIN). This option
instructs the program to read the Preprocessor input
data records from the data tape and output them in a lust.
-	 Postprocessor Input Data List (POSTIN). This option
causes the program to generate a list of the postprocess-
ing input data.
- Spike Condition Messages (SPIKE). This option instructs
the program to generate a message whenever a spike con-
dition is encountered in the events simulated.
- Output Termination for Compare Mismatch (COWSTOP).
The Postprocessor performs spot checks on a gate's out-
put in response to a compare (CMP) or compare function
(CMPF) specification. In the normal mode of operation,
the Postprocessor generates a descriptive message for each
mismatch and continues executing. The COMSTOP option
is used to force the Postprocessor to stop execution when
a mismatch is encountered.
-	 Initial Conditions List (INITIAL). This option causes the
initial conditions of all of the circuit elements to be out-
put immediately preceding; the first timing diagram. If
-53-
this option is not specified, the initial conditions are out-
put only for the gates which are included in the timing
diagram.
The five postprocessing options are specified on the control card by
their names: PREPIN, POSTIN, SPIKE, COMSTOP, and INITIAL.
	 aIf the CONT card is omitted, the program assumes no options were
desired.
Format
C olunzn s	 1 - 4
9 - 16
17 - 24
25 - 32
33-40
41 - 48
- CONT - required.
any of the following option names:
PREPIN, POSTIN, SPIKE, COMSTOP
INITIAL.
3
4Any option may be specified in any order, but each must be left-
justified in one of the five data fields specified above.
Example 3
The control options selected for 1-he sample MOS logic circuit were
SPIKE, PREPIN, and POSTIN. Figure 4-5 illustrates the control
card.
4.2.2 Character (CRC T) Card -Optional
Descri tion
The character card allows the user to choose the character used can
the timing diagram to represent each level: indeterminate, LOW, and
HIGH. If the CRCT card is omitted, the timing diagram will be out-
put with the following characters:
= indeterminate level
L = LOW level
H	 HIGH level
-	
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- PNT-SLOT CARD SET FOR FIRST TIMING DIAGRAM
PNT- SLAT CART] SET FOR SECOND TIMING DIAGRAM
Format
C olumn s
	
1 - 4	 - CRCT - required.
	
9	 - one character representing indeterminate
levels.
	
10	 - one character representing LOW levels.
	
11	 - one character representing HIGH levels.
Example
The sample MOS Logic circuit used the following characters:
(dash) = indeterminate
(vertical line) = LOW
+ = HIGFf
Figure 4-5 illustrates the format of the CRCT card.
-	 ti-1. 2. 3 Character Shift (SHFT) Card Op onal
De s c ri tion
The SHFT card allows the user to indicate the direction the characters,
specified by the CRCT card, are to he shifted. The characters used
tocif the shift are L for left and R for r ight. For positive logicspe y	 g	 P	 ^	 ^
the LOW character is normally shifted to the left and the HIGH chara c-
ter to the right, so that when the timing diagram is rotated 90' counter-
clockwise, with time increasing from left to right, the HIGH levels
will be above the LOW levels. The opposite can be clone for negative
logic. If the SHFT cart] is omitted, all of the characters are printed
in the left of the column and the output appears as straight lines.
Format
Columns	 1 - 4	 - SHFT - required.
	
9	 - L or R for indeterminate character
shift direction.
-5b-
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	10	 - L or R for LOW character shift direction.
	
11	 - L or R for HIGH character shift direction.
Example
For the sample MOS logic network the following shift scheme was
chosen:
indeterminate character (-) shift = L
LOW character (f) shift = L
HIGH character (+) shift = R
Figure 4-5 illustrates this shift specification.
4. 2.4 Level Comparison (CMP) Cards - Optional
Description
The user may spot check the level of a certain gate at a given time
with a CMP specification. The compare specification instructs the
Postprocessor to check a particular gate for a given level at a speci-
fied time and generate a message in the case of a mismatch. A CMP
card must include the name of the circuit element to be checked, the
time, and the level to which its output is to be compared. The user
may specify up to 100 comparisons in the CMP form.
Format
	
Columns 1 - 3	 - CMP - required
	
9 - 16	 - name of the circuit element - required,
left-justified in the field.
	
17 - 26	 - time of comparison - required. Must
be a whole number of 1 to 10 digits,
right-justified in the field.
27 - level - required. The level must be
one character, corresponding to the
CRCT specification.
I
a,
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1Examele
The following were chosen for the sample MQS logic eir,.nit:
	
-	 Check READ for the + level at time = 1825	 -
- Check GEN - 3 for the + level at time = 100
Figure 4-5 illustrates these CMP specifications.
4. 2. 5 Compare Function (CMPF) Cards - Optional
De scriotion
A compare function (CMPF) can be specified to make spot comparisons
according to a specific pattern. The CMPF specification must include
the name of the circuit element to be checked, the starting time for
the comparison pattern, the time intervals between comparisons, a
sequence of levels to be compared to the output of the element, and
the number of repetitions of the checking sequence. The user may
specify up to 100 compare functions in one postprocessing run. Like
the comparison (CMP) operation, a message is printed only if there
is a mismatch.
ri Format
1P
	Columns
	
1 - 4
	
- CMPF - required.	
1i
	
9 - 16	 - name of the circuit element - required, 	 l
left-justified in the field. 	 if
	
17 - 20	 - number of repetitions - required. It
must be a whole number of 1 to 4 digits,
right justified in the field.
	
21 - 30	 starting time - required. It must be a
whole number of 1 to 10 digits, right
justified in the field.
	
31 38	 - time interval between comparisons - re-
quired. It must be a whole number of
1 to 8 digits, right-justified in the field.
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39 - 70	 - sequence of level characters - required.
It must be a whole number of 1 to 8 digits,
right-justified in the field.
Example
A GMPF was specified for the sample MOS logic circuit to monitor
the output of the delay gate ""CP-2 for the levels: LOW, HIGH, HIGH,
and HIGH at times 28, 57, 86, and 115. Figure 4-5 illustrates this
CMPF specification.
4. Z. 6 Output Print List (PNT) Cards - Required
Description
The PNT cards define the format of the timing diagram by specifying
the circuit elements to include in the diagram, and the order in which
they are to appear. A timing diagram can accommodate up to 40 col-
umns of output with each column corresponding directly to a circuit
element specified on a PNT card. Since a single PNT card can specify
8 circuit elements, a maximum of 5 PNT cards may be required to
complete the definition of a timing diagram.
To facilitate the interpretation of a timing diagram and to emphasize
particular elements within the diagram, a circuit element or group
of elements can be isolated from other timing diagram outputs by
specifying blank columns within the diagram. A blank column can be
generated by specifying the word SKIP on the PNT card in place of a
circuit element name.
An unlimited number of timing diagrams can be defined with PNT cards,
but each set of PNT cards defining a tinning diagram must be followed
by a set of SLOT cards of the format described in Section 4.2.7.
Format
C olumn s	 1 _ 3
9 - 16
17 - 24
25-32
33-40
41-48
49 - 56
57 - 64
65 - 72
PNT - required.
element navies or SKIP for blank
column. The name or SKIP must be
left-justified in the fields Blank fields in
the list are not permissible.
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Example
For the sample MOS logic network there are two sets of PNT and
SLOT cards, as illustrated In Figure 4-5. 	 Each set corresponds to
a separate timing diagram.
The first set of PNT cards defines a timing diagram containing every
element in the circuit, starting with gate IA in the first column and
ending with CP-1 in the last column. 	 The .SKIP notation generates
blank columns in positions 5, 10, 15, 17, 21, 23, 26, 27, and 29.
The second PNT set defines a timing diagram for only the generators,
generator functions and the unloaded gates, READ and LOCK-1-8 (see
Figure 3-1).	 Blanks are forced in columns 2, 4, 6, 7, and 9.
4.2.7	 Output Time Slot (SLOT) Cards 	 Required
Description
The SLOT cards define the time periods for which the timing diagram
is to be printed.	 A set of SLOT cards is required for each timing
diagram and must immediately follow the PNT cards.
	 Each SLOT card
may specify up to three time periods with each time period defined by
a start time value and an end time value. 	 From I to 50 time slots may
be specified for each timing diagram on as many SLOT cards as neces-
sary.
Format
Columns	 I -	 4	 -	 SLOT	 required.
11 - 20	 -	 start time of first slot, right-justified.
21	 30	 end time of first slot, right-justified.
31	 40	 start time of second slot, right-justified..
41	 50	 end time of second slot, right-justified.
51	 60	 start time of third slot, right-justified.
61	 70	 end time of third slot, right -ju P tiffied.
_60-
L V.
fExample
i	 sFor the sample MOS logic network, the SLOT specification for the
first timing diagram lists only one time slot, from 0 to 182.5
 
(the
maximum time). The SLOT specification for the second timing
diagram indicates the diagram is to be output for four time slots:
24 to 500, 501 to 1000, 1001 to 1500, and 1501 to 1825, t:.
-tnis section aiscusses and illustrates the printea output supplied
by the Preprocessor and Postprocessor portions of the LOGSIM Program.
The output of the Simulator is not pru.sented to the user for review but
is passed directly to the Postprocessor by way of magnetic tape or disk.
The sample MOS logic circuit previously presented is used to illustrate
each type of LOGSIM printed output.
5.1	 Preprocessor Output
The Preprocessor printed output serves as a permanent descrip-
tion of the circuit simulated. The output consists of the following five
major sections:
o	 Input Data Page - Each input data record is printed accom-
panied by an appropriate "format-check" header.
Figures 5-1, 5-2, and 5-3 iLlust •rate the data card
printout for preprocessing the sample MOS logic
circuit.
o	 Input Diagnostic Page - If input: data errors are detected,
the errors are listed and the program terminates.
Figure 5-4 illustrates the format of the diagnostic
page for a circuit with no input data errors.
o Options and Specifications Page - An options and speci-
fications List is compiled and output to enable the user
to determine if the proper circuit elerrxents have been
preprocessed. Figure 5-4 illustrates; the options and
specifications list compiled for the sample MOS circuit.
o	 Delay Gates and Inverters Page - Delay gates and inverters
automatically constructed by the Preprocessor are listed.
Figure 5-5 illustrates the printed output generated for
the delay gate and inverter constructed for the sample
MOS logic circuit.
o	 Connectivity List Page - The Preprocessor generates,
as a user option, a connectivity list showing each
circuit element and all the circuit elements loading
it. The connectivity list for the sample circuit is
illustrated in Figure 5-6.
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 L-1._	 .	 _..F, -	 13,CP•1	 ..
vFT 3A, ,	 MANT	 L	 li_]  260CP-1
-- -
NE AV4A	 NT	
L..lt
,t 35,CP-1
NF
T
T LBCK-1-5 MAND • 2,? LOCKUP-1
F 8 K-1-6 MANN • Zj2 'LB^K-i-S
	 _ _- ---- - Clock inputs
YET LOCK-1_-7-_MAN,)	 •	 2, p _ .. -	 -Kkoj-6 _ alisted last.NCT^ L9^K - 1 • B MANG • 3, 3 L9CiC - 1 - 7
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1B	 MANT_+	 1 -,t
--	
-
1A,C?•2
NFT 2B	 - 'Ml NT .
NFT 38	 MANT •	 I,1 3A,CP- 2
NFT 46	 MANT •	 1,7 4AaCP-2__-__._
NFT OCKUP-1 MANT . 1,1 48,iB,23,35 CP-
- _	
_-
rJFT -.^^.o^i -- MANT • 1+1
_._._	 .,	
-3A, 48,CP-2
NET FEE0•2
	
MAND + 2,2 4M38-
MCLK	 f.1
_	
FEE6._?,C.P:2 _ _
vFT REA[)	 R E M 5
	 6-1 4-1 7-2) _ - IA /2_,19 4C -2, w,	 3EN r 3---	 - -	 -- -- Gate CP-2 autmn-ti C; UY, -
- —	 ------ -_ -- delayed with rise delay
kse-Delay-Index, indrx of 4 and fall
Fall Delay Index, delay index of 5.
Ise IIecay Index, - --	 -	 - - --
and Fall Decay Gate ZB automatically
I inverted.
Data Card Images
Data Card "Format-Check" Headers
Figure 5-Z
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PREPROCESSOR PRINTOUT - GEN AND GENF INPUT DATA (SAMPLE MOS LOGIC NETWORK)
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i
0* 4680 LOGIC SIMULATION OF THE SAMPLE MO.S LOGIC NETNbR[ +*wrr
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Data Card Images
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xr Data Card "Format-Check" Header
Figure 5-3
pREPROCESSM PRINTOUT : INPTIT DATA DIAGNOSTICS PACE AND OPTIONS AND SPECIFICATIONS LEST
(SAMPLE MO5 LOGIC NETWORK)
k	 +.•+n LOGIC SIMULATIBN OF THE SAMPLE M OS LOGIC NETWORK +•••+
•^+ EliR9^ -LiifCK wig	
_ _ .. __	 _	 _	 _	 --.. ._ . _	 _ ..
NS ERRORS WFRE FOUND.. PR@GRAN WILL CONTINUE.
C) IM
N
try
a
•s•+a LOGIC SIMULATIBN OF THE SAMPLE MMS LOGIC NETWORK •++++
•++ TI NS AND sREZ. F C^IBNS ••+•
INDE TERMI NATE INITIAL CONDITIONS WILL OE IGNOREDe	 —	 w	 IGNORE Option specified
GATE LOADS C9NNECTTVITY LIST WILL BE PR INTED #
	NONCON Option_ specified
AN A TTEMPT OLL I BE MADE T8 ESTABLISH V ALUES FOR INDETERMINATE ROM 1N PVTS @ l*— F'. Q. L.I,QW O 'an s cified
RAXIMUM SIMULATIONN—f-FrUi 1925	 -	 - - 	 -
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N9T"UU TED•—_.-_ -- -.----- - .
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PREPROCESSOR PRINTOUT : LISTS OF DELAY GATES AND INVERTERS AUTOMATICALLY CONSTRUCTED
(SAMPLE MOS LOGIC NETWORKS
••••+ LOGIC SIMULATIeN OF THE SAMPLE MOS LOGIC NETWORK r••ws
••• DELAY iATES CeNSTRUCTED •••
NAME	 INPUT	 INITIAL STATE m
...................................
	
• -	
---
---- 
.•^ INVERTE^^^Cis3TR^I^TEb.:+
► ._...	
--
	
_. __ -..._. _..	
-
	
- -- NAME - - INPIUT	 INI7TAIL STATE-
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• X20.	 '^	 "2B	 .—_ _	 a	
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INITIAL STATE REPRESENTATION
= indeterminate
--
0 = LOW
I = HIGH
Figure 5-5
PREPROCESSOR PRINTOUT: CONNECTIVITY LIST (SAMPLE MOS LOGIC NETWORK)
s
w
++•+• 0 GIC SI`iULATI6% Of THE SA` TPLE K tl S LOGIC NETWBR[
++^ GATE/LEADS CO NNECTIVITY LIST +••
	
GA TE	 LOADS
... ..................
lA	 13
READ
2A	 z9
3A	 38
FEED-1
4A	 45
FEED.2
LaC -1-5	 LOCK-1-6
LOCK - 1-6	 LOCK-1-7
LOCK-1-7	 LOCK-1-8
LOCK.T.: — 05T LOADED)
18	 2A
LOCKUP-1
READ
2R	 3A
LOCK.rP- 1
/28
3e	 4A
LOCKUP - 1
FEED-2
48	 L6CKUP-1
FEED-1
L9CK&.P-1
	 1A
LOCK-1-5
FfEO-i 	 t A
FRED-2
	
TG
	
- TC ^.
	
to
•.•+• LUGIC SPIULATIP^. BF THE SAMPLE M US LOGIC NETWORK
•»• GATE /LOADS CtTNRECTIVITY LIST • +e	 - -
GATE
	 LOADS
RFAC
	 CN9T LBA]£D)
•CP-2	 READ
/RB q--AD
GFU•;	 READ
CP-2	 1B
2B
33
LOCKUP-1
FEED-1
TG
+CP.2
	
-	 – -
Cv-1
	 1A	 - -_—..--
2A
3A
4A
Network elements with no loads
(network oT:tput nodes).
Fiq ­_rc 5-•±
FF
h
5. Z
	
Postprocessor Out ut
The Postprocessor printed output describes the input data and
setup of the program, and illustrates the results of the logic simulation.
The output consists of the following six major sections:
o Postprocessor Input Data Page - The Postprocessor outputs
images of the input data cards, along with any diagnostic
messages pertaining to the data. Figure 5-7 illustrates
input data listing for the sample MOS logic circuit. The
generation c;f the input data page output is a user option
controllable by the POSTIN option on the Postprocessor
control (CONT) card.
o	 Preprocessor Input Data Page - Images of the Preprocessor
data cards are passed to the Postprocessor and listed by
the Postprocessor if the user specifies the PREPIN option
on the control (CONT) card. This printed output allows
the user to generate a complete reference to the simula-
tiun run entirely within the Postprocessor output listing.
Figure 5-8 illustrates the Preprocessor input data pale
for the sample MOS logic circuit.
a Options List Page - The Postprocessor generates an options
list identifying the options specified on the Postprocessor
control (CONT) card. Figure 5-9 illustrates the optirsns
list page for the sample MOS logic circuit.	 4
o	 Level Comparison and Compare Function List Page - The
Postprocessor generates a printed output describing any
level comparisons (CMP specifications) and any compare
functions (CMPF specifications). Figure 5-10 illustrates
the CMP and CMPF specifications for the sample MOS
logic circuit.
o	 Print Matrix Page - A print matrix page appears before
each timing diagram, listing each element name on the
timing diagram and the time slots which the timing dia-
gram encompasses. Since a tinning diagram may consist
of up to 40 output columns, there is not a sufficient amount
of space to print each element name above its respective
output column. Therefore, each column is numbered and
related to a particular element name by the print matrix.
The print matrix for the first timing diagram of the sample
1VtOS logic circuit is illustrated in Figure 5-11.
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POSTPROCESSOR PRINTOUT . INPUT DATA (SAMPLE MOS LOGIC [NETWORK)
•^•^• LOGIC SIMULAT16, OF THE SAMPLE M U S L8G1C NETW ORK w•www	
Program NAME header
-
-• o i- P6$TPkOcE55Bk [NFJT DATA -•« -
Selection of PO_STIN option
I
--CANT- SPIKE PRO N ®	 mplements this page of
CRCT	 -1+$ 
CnP	 READ
	 1825+
^SHF
CF ---- 
.GER+.3 -- ---- 1b0*..
CnPF	 0CP-2
	
1	 28	 291+++
PNT/SLOT [%PJT DAT A SET a 1
P,aT	 JA	 2A	 3A	 pA	 SKIP	 LOCK-1-50CK.1-60CK-1.7
pt+T	 .6CK.1-61;fIP	 IS	 2B	 38	 4B	 SKIP	 LOCKUP-1	 PNT and SLOT card set
* P,4T
	 SKIPFEED-1 >'EED-2 TG	 SKIP	 READ	 SKIP	 •CP-2	 for first timing dia ram
PNT	 _..__ SR t P
	
5i(I P	 ^IEN93
	 SKIP	 CF-2	 CP- i
SLOT	 0	 1825 —
	
— -- -- — - _ _.
	
— — . -	 -- --	
---
.	 i
i
i
C9NT
	 FReMTe	 !GNORE FOLLOW
SPEC	 MsEc 1 8251 t 713 
D rMR	 185
DTMR	 3.1
DfSR	 40,7--
OTMF	 115
2 s 
3#6
—
DTMF
DTMF 5#3 . . ....	 . .. . ....
DCTM	 2#109 H NH6,0•4pa
'*FT	 IA MANT L 1 * 1 TGpL9CKUP -IsFEED-ImCP-1
W r­72 li—­M-A RT- L 1#1
-.— 
l8jpCP- Preprocessor data record
NIFT	 3A MANT L 1#1 2BPCP.1 iniageaprinteut-smglemented
by selection of Postprocessor
%^FT	 LRCK-ImS
LO ' 	 .1 ---Ck 	 Of,
MANE *
I WV4^- il-fi­
2s LeCKUP - 1
-6-	 -	 .9 --	 -	 -- - -- -	 --L ck i
p
VET	 LOCKa1-7 MANE; * 2#2
k4FT	 L.00ROJ-8 MAND * 3&3 LOCKvIO7
NET	 Is MANT * lot IA#CP-2
-
4i i^FANT *	
I 
o 
I
Ekidv-t
VET	 3B MANT 0 lal 3AACP.2
^	 --- -464Ef- 	 8
lJ FT	 LtCKUP-1 IANT • i p t 46*18s28a38#CPw2	
-	 --IFFE6. —1 1- -­ '---
14ET FEED-2 MAND 4l 2#2 4AP38
%Wr - 	 Tr. --'-	 -' yCLR i is t FEED-2#CP-2
lJFT	 READ Atims • 3j4#Ij2 IAs12Ba18* •, CPv2&4,p5j3EN- 3
304	 L GEN-3 7Aj1,,s108jL*I38sHsI39sL
nFNF	 H CPO? is 25 -25LLLH
GENF	 L CP a l IS 50 25HLLL
0 ^0
POSTPROCESSOR PRINTOUT: PREPROCESSING INPUT DATA JSAM.PLE MOS LOGIC NETWORK)
*•*** L051C S14ULAY18N OF THE SAMPLE " US L9GTC NETWOR4 0•*•0
PREPROCFS90R INPUT DATA
POSTPROCESSING PRINTOUT : OPTIONS LIST (SAMPLE MOS LOGIC NETWORK)
+w*+. L$tiIC SI`tUl. 4 1`16N OF T^4E SAM P LE MiY S LOGIC Nt iwOR4 •+rr+
•+• dPTIDNS SPECI F IED ++^+
SPIKE '•5TICES -ILL 3E PRINTED	 -
LEVEL C9MpARISVVS *ILL BE USED	 -	
— -
COMPARE FUNCTIONS WILL aE U5ED
NOTICE IS PRINTED v4HEN OUTPJT DOES NOT COMPAR ENO
PREPROCESSOR I'.PuT DAT A IS PRINTED
POSTPROCESSBR INPUT DATA IS PRINTED
N
1
SPIKE  option aelacted-
P option not selected
option selected . -	 ._ _.
rigure S-9
F
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-	 ^	
. 6 	 u>y^i = L ^.. _ '..
'.may `^'.si^iW
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POSTPROCESSOR PRINTOUT : LEVEL COMPARISON AND COMPARE FUNCTIONS LIST
(SAMPLE MOS LOGIC NETWORK)
LOGIC SIMU^ATI^N OF THE SA4PLE MOS LOGIC NETWORK
set COMPARE LIST***
GATE NAME CeMPAQE TINE LEVEL
................................
WAD
GFN-3
• * 4• 0 LOGIC ST M ULATHN OF THE SAMPLE MOS LBGTC NETWOR K
. 
*.*to•
CeMPAQE
-
FUNCTION LIST
	
GATE NAME REPITITIONS FIRST TIME IN TERVALS	 LEVEL SEQUENCE
............  .................. .................................
is	 20	 1
Figure 7-I0
POSTPROC.E.SSOR PRINTOUT : PRINT MATRIX FOR FIRST TIMING DIAGRAM (SAMPLE MOS LOGIC NETWORK)
f:
A
rasa• LOGIC SIMULATION OV THE SA4PLE MdS L97:C NETW4 •aaaa
aar T= AINT MATRIX +a-• ^ hePrint matrix numbers refer
GATE o the column heading numbers.................. epreaenting each respective
lement's output on the timing
^a I iagram beginning on the -	 - ----
?A 2 ollowing page.
3A 3
4A k
SK IP
LOCK-4 -5 5
LACK-1-6 6
LOCK-1-7 7
LSCK-I-B 8
SKIP
18 9
28 14
48 12 KIP s appear wherever blank_.
Ski p
_
columns have been specifiedL_SCKUP-1_ _ 1.3 n the PNT cards- Note-that
SKIP
FEED-1 1.+
he blank columns are not
.._ .._.._ f _ _
u-mbe"d;.
- .
TG 16
RrAD 1.7
_. -- SKIP _.
•CP-2 1B
---- ^aB
SKIP_
GEN-3 20
CP-2
--_ - _-T IllE--!YL6'f5^ _T`!13f PiiTF.TUD --
_ _'-"A T
- T71RE -
......................
ENS 'TIPE ----
D 1825
Figure 5-11
t
o	 Timing Diagram Page - The final output of the Postprocessor
is a series of timing diagrams, each preceded by a print
matrix. The timing diagrams illustrate the results of the
logic simulation. Figure 5-12 presents the -first page of
the first timing diagram for the sample MOS logic circuit.
The characters -, 1, and t denote indeterminate, low,
r	 and high-respectively,
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